Abstract-Multimode multiband connectivity has become a defacto requirement for smartphones with 3G WCDMA/4G LTE applications. In this research, a two-stage multimode multiband (MMMB) power amplifier (PA) with multiple gated transistor (MGTR) and configurable tapped transformer is designed and analysed in view of enhancing the efficiency in low power mode. The designed MMMB PA offers a 900MHz of operating bandwidth starting from the frequency of 1400MHz up to 2300MHz, covering 16 LTE FDD bands with peak output power of 27.8dBm and peak PAE of 31% in the high power mode. In low power mode, the PA offers the same bandwidth with peak output power of 25.5dBm and PAE of 30%. Use of the multiple gated transistor with tapped transformer for matching has increased the PAE in low power mode by 19% compared with that PAE in the high power mode.
INTRODUCTION
Wireless communication is evolving at a very fast rate and the smartphone devices are needed to connect 3G WCDMA /4G LTE signals. Thus, the term 'multiband' refers to more than one band of frequencies in which the PA is capable to work. The communication technology not only differ in frequency and also by other modulation parameters, such as, PAPR and maximum allowable transmission power; and the smart devices are expected to self-organise themselves to these specifications as well. For example, the WCDMA carrier is more sensitive to output power level because any extra power received will severely affect the Quality of Service (QoS) of the communication system; and the term 'multimode' refers to more than one output power level in which the PA must be capable to operate.
In a WCDMA system, power control is important particularly in the uplink to avoid the near-far problem. This is because the uplink transmissions are non-orthogonal and very high signal levels from cell-centre UEs (user equipment) can overwhelm weak signals received from cell-edge UEs. Therefore, a very elaborate power control mechanism based on the fast closed-loop principle is used in the WCDMA system [1] . As such, the smart devices when operate in WCDMA network, are required to operate in dual-power modes: lowpower (LP) mode and high-power (HP) mode. LP mode operation is preferred when the device is near to the base station; and the HP mode operation when the device is far from the base station.
Before explaining the dual-mode technique adopted in this design, let's investigate the dual-mode PA techniques used in the literature. It is known that power output from the PA can be changed either by changing the magnitude of VDD supply or by changing the load impedance, usually called as optimum impedance, seen by the PA. Switching the V DD supply to different value requires a switch which in turn incurs insertion loss. Therefore, approaches to change the load impedance are mostly used in dual-mode PA works.
In [2] , two parallel branches of PA with reconfigurable differential π-type matching network was used for dual-mode operation; and for LP mode only one branch is switched ON, while for HP mode both the PA branches are ON. In [3] , there was four PAs and the power is routed to the PA by using powerdivider at the input terminals, and a power-combiner is used at the output to add up the powers to be delivered to the load. One of the PA is active in the LP mode, and all the PAs are made active in HP mode. This approach introduces distortion in the output due to gain and phase changes of each PA. In addition, losses in the divider and combiner networks reduce the overall output power and efficiency. Similarly, there are two PA paths with two switches used in [4] ; and three PAs with two switches and one coupler used in [5] to obtain dual-mode PA operation. In [6] , four PAs (two main and two auxiliary) are used in HP mode, while one main and one auxiliary PA operational in LP mode. For the PA in [7] the dual-mode operation is achieved by tuning the output matching network with switches.
There are PAs that make use of a transformer for impedance matching, power combining or both. In [8] , there are two transformers that act as a power combiner network; in HP mode both the transformers are in operation, while in the LP mode only one of the transformer becomes operational in the circuit; and this is achieved by using shorting switches across the primary of the output transformer. In [9] and [10] , the transformer secondary is tuned using switched capacitors to change the impedance in LP and HP modes. Moreover, for the PA in [11] , tuning is obtained by changing both the primary inductance and secondary tuning capacitor of the transformer by using switches with many bias voltages requirement. Finally, in [12] , as an another approach to enhance the efficiency in LP region, the PA design is implemented with four PAs and four transformers; and the PA units are turned-on and -off depending on the power requirement. However, this requires additional PA units and transformers that will require more space.
In conclusion from the earlier works analysed above, two approaches are distinctly understood that are used in the dualmode PAs: 1) dual-path structures or stage-bypass structures are employed for HP mode and LP mode operations, 2) tunable load approach. In both approaches one or more switches are used in the implementation. According to Young et al. [13] from Skyworks Solutions (Woburn, MA, USA), addition of a switch in the power stage of the PA will cause nearly 0.4dB insertion loss translating to nearly 7 to 9% drop in efficiency.
Hence, in this paper, a multiple gated transistor (MGTR) with tapped transformer is proposed to obtain dual-mode operation. Unlike other approaches, the proposed design does not require any switches; nor does it require more PA paths or transformers. The design has improved the efficiency in the low power modes which will be discussed in detail in the following sections.
II. DESIGN METHODOLOGY
As discussed above, the dual-mode operation of PAs using tuned-networks with switches or dual-path architecture with switches incurs insertion losses besides inefficient use of silicon area. In this design, the dual-mode operation is realised with single-path architecture without using switches and thus the proposed design is more efficient in terms of the performance and area. The proposed schematic for dual-mode multiband PA is shown in Fig. 1 ; which consists of driver stage followed by power stage in which the power stage is implemented with multigate transistor (MGTR) [14] . It is required to modify the impedance seen by the PA to an optimum value for both HP and LP power modes in order to get higher output power and efficiency. The optimum output impedance of the linear mode PA is related to the output power as given by Eqn. (1) 
where V DD is the supply voltage, V knee is the voltage at kneepoint, and Z opt is the optimum impedance as given by Eqn. (2) with I max being the maximum drain current. (1) reveals that the PA should see a low impedance for HP mode, and high impedance for LP mode. To facilitate this requirement a tapped transformer as shown in Fig. 2 is used in the output stage of the PA for impedance matching. The transformer has a turn ratio of 2:2. However, the primary of the transformer is tapped so that it will include 1-turn primary for the HP mode and 2-turns primary for the LP mode; that is, it act as 1:2 transformer in the HP mode and 2:2 transformer in the LP mode. The impedance seen by the PA is given by [16] 
where N1 and N2 are the number of turns in the primary and secondary of the transformer. Therefore, the impedance seen by the PA in the HP mode becomes
and similarly, the impedance seen by the PA in the LP mode becomes
From Eqns. (4) and (5) it can be seen that the PA sees a low impedance in the HP mode and comparatively high impedance in LP mode as required by Eqn. (1) . Thus the proposed multigate transistor together with tapped transformer configuration will be best suited for dual-mode operation of the PA.
III. RESULTS AND DISCUSSION
The performance of the designed dual-mode multiband PA was evaluated by simulation using Cadence software. The achieved S-parameter results are shown in Fig.3 for both HP mode and LP mode. With HP=3.3V and LP=0V, the PA operation is in high power mode with gain of 32.8dB and bandwidth of 900MHz extending from 1.4GHz to 2.3GHz.
With HP=0V and LP=3.3V, the PA operation shifts to low power mode with gain of 28.7dB and the bandwidth extending almost the same amount from 1.4GHz to 2.3GHz. This wide bandwidth obtained in both power modes can cover 16 FDD LTE bands: band 1, 2, 3, 4, 9, 10, 11, 21, 23, 24, 25, 30, 35, 36, 37 and 39. The obtained S11 and S22 are nearly -5dB and -9dB respectively making the PA well matched to the source and the load. Fig. 4 shows the output power versus input power plot of the designed MMMB PA for the two power modes at 1900MHz frequency. The peak output power at high-power mode was 27.8dBm and that at low-power mode was 25.5dBm, while the corresponding power value at P1dB was 25dBm and 22dBm, respectively. The maximum linear output power requirement of 3G WCDMA and 4G LTE signals are only 24dBm and 23dBm respectively; as such, the linear output power achieved in this design meets the P1dB linearity requirement of 3G WCDMA/4G LTE transmit signals. 5 shows the PAE performance of the PA at the two power modes at 1900MHz frequency. The peak PAE was 31% at the high-power mode and 30% at the low-power mode, while the corresponding PAEs at the 1-dB point were 10% and 7%, respectively. The PAE increment in low-power mode compared with high-power mode is nearly 19.2% as evident from the Fig. 5 . The PAE increment in the proposed design is compared with the state-of-the-art CMOS PAs as shown in Table I ; from which it can be seen that the proposed dual mode design using tapped transformer has increased the PAE in lowpower mode. IV. CONCLUSION A dual-mode multiband power amplifier capable of supporting 3G WCDMA / 4G LTE power requirements has been designed and analysed. A simple but more effective method for PA power control using multiple gated transistor technique together with tapped transformer configuration has been implemented to achieve dual-mode operation. In LP mode operation the PA has 19% efficiency enhancement than in the HP mode. The PA designed provides high gain of 32.8dB owing to 2-stage amplification. Elimination of switches in the proposed design results in 28.7dBm output power in singlepath architecture using CMOS process. Furthermore, a wide bandwidth of 900MHz is obtained which covers 16 FDD LTE frequency bands. The dual-mode design proposed in this paper will be of greater significance for multiband PA design in 3G/4G transceiver applications. 
